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Abstract—A new family of switching amplifiers, each member
having some of the features of both class E and inverse F, is in-
troduced. These class-E/F amplifiers have class-E features such as
incorporation of the transistor parasitic capacitance into the cir-
cuit, exact truly switching time-domain solutions, and allowance
for zero-voltage-switching operation. Additionally, some number
of harmonics may be tuned in the fashion of inverse class F in
order to achieve more desirable voltage and current waveforms for
improved performance. Operational waveforms for several imple-
mentations are presented, and efficiency estimates are compared
to class-E.
Index Terms—Class E, class E/F, class F, harmonic tuning,
high-efficiency amplifier, switching power amplifier, zero voltage
switching (ZVS).
I. INTRODUCTION
FOR power-amplifier and power-inverter applications, har-monic-tuned switching amplifiers such as class E [1], [2]
and class F [3] offer high efficiencies at high power densities.
By operating the active device as a switch rather than a con-
trolled current source, the voltage and current waveforms can,
in principle, be made to have no overlap, reducing the theoreti-
cally achievable device dissipation to zero. At the same time, un-
like in class-C operation, the output power of switching modes
can be comparable to or greater than that of class A or class B
for the same device peak voltage and current. For applications
wherein AM/AM and AM/PM distortion can be tolerated [4], or
compensated for [5], such amplifiers can improve efficiency and
reduce heat-sink requirements. High-speed power converters,
such as dc–dc converters, similarly benefit from improved RF
power-amplifier efficiency [6].
Unfortunately, only two types of amplifier tunings appro-
priate for high-frequency operation, i.e., class E and class F,
have been explored. Class-E amplifiers have found most ap-
plication as a higher performance alternative to class-D ampli-
fiers due to their compensation for transistor output capacitance
and elimination of turn-on switching losses. Additionally, the
class-E design may be implemented with a relatively simple cir-
cuit. These benefits have allowed class-E designs to push far be-
yond the frequencies achievable by class-D designs, with recent
results reporting 55% at 1.8 GHz using CMOS devices [7] and
Manuscript received June 13, 2002. This work was supported by the Jet
Propulsion Laboratory, by the Lee Center for Advanced Networking, by the
National Science Foundation, by the Army Research Office, and by the Xerox
Corporation.
S. D. Kee was with the Department of Electrical Engineering, California
Institute of Technology, Pasadena, CA 91125-4806 USA. He is now with Axiom
Microdevices Inc., Orange, CA 92868 USA.
I. Aoki is with Axiom Microdevices Inc., Orange, CA 92868 USA.
A. Hajimiri and D. Rutledge are with the Department of Electrical Engi-
neering, California Institute of Technology, Pasadena, CA 91125-4806 USA.
Digital Object Identifier 10.1109/TMTT.2003.812564
74% at 800 MHz using GaAs HBT devices [8]. Recently, cur-
rent-mode class D (or class ) [6] has also been implemented
as a high-frequency amplifier [9], although it has not been clear
how this topology can be modified for large transistor output
capacitance.
Class F and its recently popularized dual inverse class F (class
) [10]–[12] have been developed primarily as a means of
increasing saturated performance of class-AB and class-B de-
signs. As a result, the attainable operating frequencies are some-
what higher, e.g., [5], [13] than those for class-E circuits, but
the performance limitations due to the tuning requirements [14],
[15] and the lack of a simple circuit implementation, e.g., [16],
suitable for nearly ideal switching, make class F a poor alter-
native at frequencies where a lumped-element class E can be
implemented.
Nonetheless, there is reason to believe the waveforms achiev-
able in principle by class F and/or should allow benefits
over class E. Although Raab has shown that the efficiencies of
properly tuned class E and class F are identical when the effi-
ciency is limited primarily by the harmonic content of the wave-
forms [17], the case wherein the transistor is switching nearly
ideally and the efficiency is limited primarily by the device’s
on-resistance would seem to favor class F and with their
reduced peak voltages and, in the case of class , rms cur-
rent. As will be shown in Section III, these differences in the
waveforms should provide advantages in efficiency and satu-
rated gain. Additionally, the class-E approach has limited toler-
ance for large transistor output capacitance [18], providing an
identifiable limit to its high-frequency performance.
This paper presents a new family of harmonic tunings with
the promise to achieve the performance benefits of class F by
reducing the peak voltage and rms current of class-E designs.
Additionally, this tuning method allows increased tolerance
to large transistor output capacitance, improving the high-fre-
quency performance and extending the frequency range of this
new tuning beyond that of class E. This new E/F family of
tunings unifies class E and class into a single framework,
and demonstrates varying degrees of tradeoff between the sim-
plicity of class E and the high performance of class . All
members of the E/F family have exact time-domain solutions,
can be made to achieve class-E switching conditions, and have
implementations that absorb the switch output capacitance.
This technique has been used to implement several ampli-
fiers at high and microwave frequencies. The tuning
has been used in the construction of a compact high-efficiency
power amplifier producing in excess of 1 kW at 7 MHz [19].
A similar design modified to achieve the tuning in the
7- and 10-MHz bands achieves over 200 W of output power
in each of these bands with drain efficiencies higher than 90%
[20]. Another fully integrated CMOS amplifier uses the
0018-9480/03$17.00 © 2003 IEEE
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Fig. 1. Class-E amplifier topology.
mode to produce 2.2 W of output power at 2.4 GHz [21]. This
result uses the distributed active transformer on-chip matching
and power-combining structure [22], [23], which is not compat-
ible with either the class-E or class-F tunings. In this case, the
E/F technique enables the use of a saturated amplifier mode in
the DAT power-combining structure.
II. CLASS E AND CLASS F
This section reviews class-E and class-F, comparing their rel-
ative advantages and disadvantages. Finally, a “wish list” is pre-
sented of properties desirable in any new tuning.
A. Class E
The class-E tuning approach, depicted in Fig. 1, has been
developed [1], [2], [24] mainly as a time-domain technique,
with the active device treated as a nearly ideal switch. Specifi-
cally, the switch is assumed to be effectively open circuit during
the “off” duration and a perfect short-circuit during the “on”
duration, and that the time required to switch between states
is effectively zero. These conditions will be denoted as strong
switching.
Under strong switching, a common problem is efficiency
degradation due to discharge of the switching device’s output
capacitance. If the voltage across the switch prior to a transition
from the “off” state to the “on” state is nonzero, the energy
stored in this capacitance is dissipated by a discharge current
through the switch. Since this occurs once per cycle, this loss
increases linearly with the operating frequency and can be
considerable even at relatively low frequencies. As a result,
much effort has been devoted to finding means of eliminating
this loss mechanism, e.g., [2], [6], [25]. The class-E approach
is one such method, wherein the switch voltage is driven to
zero prior to turn-on by an appropriately tuned resonant circuit.
This technique is known as zero voltage switching (ZVS).
Using the circuit of Fig. 1, the switch is made to conduct with
50% duty cycle at frequency , and its parasitic output capac-
itance is absorbed into the switch parallel capacitance . The
resonator consisting of and is used to block the harmonic
frequencies and dc, forcing the current to be a sinusoid with
frequency . The choke is assumed to be ideal so that it only
conducts the dc current . The current into the switch/capac-
itor combination must then be a dc offset sinusoid.
This current is commutated between the capacitor and
switch. When the switch is closed, the voltage is forced to zero,
fixing the capacitor’s charge, thus forcing the current through
the switch. When the switch is open, the capacitor must conduct
the current. By appropriately adjusting the amplitude and phase
Fig. 2. Class-E amplifier dc normalized waveforms.
Fig. 3. Example class-F amplifier topology.
of the sinusoidal component of the current, a solution is found
with zero capacitor charge just prior to turn on. This leaves an
additional degree of freedom, which is typically used to set the
capacitor current to zero at turn on. This results in a switching
waveform with zero voltage (no capacitor charge) and zero
voltage slope (no capacitor current) at turn on, conditions
now known as the class-E switching conditions. The resulting
voltage and current waveforms are depicted in Fig. 2.
B. Class F and Class
The class-F approach has been developed [3], [14] in the
frequency domain as a means of increasing the efficiency of
class-A/B and class-B amplifiers. Rather than using the strong-
switching assumption, it is assumed that the amplifier is only
partially compressed so that a relatively small number of har-
monics have been generated at the drain. Although the transistor
is acting as a switch for some parts of the cycle, it is spending
considerable time transitioning between switching states, where
this time is limited by the harmonic composition of the drain
waveforms. The class-F approach seeks to determine how best
to utilize these few harmonics to improve efficiency.
A class-F amplifier implementation is depicted in Fig. 3.
Starting with a standard class-B amplifier, wherein a parallel
resonant filter is used to force the load voltage to be sinusoidal,
additional resonators are added in series with the load/resonator
combination to open-circuit the transistor drain at several
low-order odd harmonics. As a result, the compressed voltage
waveform will begin to increasingly resemble a square wave
as the generated odd voltage harmonics will tend to flatten
the top and bottom of the waveform, as can be seen in Fig. 4.
This flattening decreases the voltage across the transistor
during the time it is conducting, thus increasing the efficiency.
The more harmonics open circuited, the greater the flattening
and the higher the resulting efficiency can be. The limiting
all-harmonics-tuned case is the class-D square-wave.
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Fig. 4. Class-F maximally flat dc normalized waveforms for various numbers
of harmonics tuned and class-B drive conditions.
Fig. 5. Class-F maximally flat dc normalized waveforms for tuning up to
the third harmonic. Broken-line waveforms are the limiting all-harmonics-tuned
case.
The efficiency increase beyond the theoretical class-B limit
of 78% is substantial for low-order harmonics, but diminishes
with increasing harmonic number. For instance, if the harmonics
appear in a manner so as to make the voltage waveform maxi-
mally flat around the voltage minimum [14], the maximum effi-
ciencies for tuning up to the third, fifth, and seventh harmonics
are 88%, 92%, and 94%, respectively. In the limiting all-har-
monics-tuned case, the voltage becomes a square wave and the
achievable efficiency is 100%. These maxima are set by the
tuning and the true efficiency is further reduced by other fac-
tors such as on-resistance, switching speed, passive losses, etc.
Class is the dual tuning of class F. Where class-F short
circuits even harmonics and open circuits odd harmonics,
class- open circuits even harmonics and short circuits odd
harmonics. This has the effect of interchanging the voltage and
current waveforms so that, as the number of tuned harmonics
increases, the voltage waveform increasingly resembles a
half-sinusoid and the current waveform increasingly resembles
a square wave. Several recent studies suggest that class
compares favorably to class F [10], [11], although the efficiency
limits imposed by the waveforms are the same [17]. Example
waveforms for a class- amplifier are shown in Fig. 5.
C. Comparison and Motivation for E/F
Comparing class E to the two class-F tunings, several advan-
tages and disadvantages are apparent. Class E has the advan-
tage of being capable of strong switching operation even with
a very simple circuit, whereas class F allows this only as a lim-
iting case using a circuit with great complexity. From Fig. 4, it
is easily seen that even with tuning up to the ninth harmonic,
the voltage and current waveform exhibit significant overlap.
Whereas the class-E amplifier is limited only by the intrinsic
switching speed of the active device, class-F amplifier tunings
may find their switching speed dominated by the limited number
of harmonics, which have been utilized in the waveforms.
Additionally, class E has the advantage of incorporating the
output capacitance of the transistor into the circuit topology. The
simple class-F implementation shown in Fig. 3 will not work in
the presence of large output capacitance since the harmonics that
were intended to be open circuited at the transistor will instead
be capacitive. Although a tuning network can be implemented to
resonate with this capacitance to produce open circuits at each
required frequency, this technique can add design complexity
and tuning difficulty. The class-E tuning not only absorbs the ca-
pacitance into the basic network, but also allows ZVS operation,
eliminating discharge losses from this capacitor. The tuning of
class-E circuits is also very simple, requiring only one param-
eter to be adjusted to achieve high-efficiency ZVS operation.
Classes F and also have advantages. First, they present
more desirable waveforms. As explained in the following sec-
tion, it is desirable to have waveforms with low peak voltage
and rms current.1 Examining the waveforms of Figs. 2, 4, and
5, it is clear that class-F and amplifiers can perform better
in these respects.
Additionally, the allowable output capacitance in the class-E
case is limited. The switch parallel capacitance , which must
be at least as large as the transistor output capacitance, is deter-
mined by the output power, dc voltage, and operating frequency.
This restriction on the size of the transistor can limit the perfor-
mance of class-E amplifiers [18]. Class-F tunings, however, can,
in principle, utilize a transistor with any output capacitance pro-
vided that it is properly resonated out at the appropriate frequen-
cies. Although this approach might be used to resonate part of
the output capacitance of a class-E tuned transistor at each har-
monic, the resulting circuit complexity would be at least that of
class F. Since class-F tunings present better waveforms, it would
seem to be a poor approach. It would be better, if possible, to
find a tuning strategy that increases the capacitance tolerance
without adding such complexity.
These issues motivate the search for more desirable
strong-switching amplifier tunings, which would, ideally,
have some of the best features of both the class-E and class-F
tunings. If such a harmonic tuning strategy is to be found, it
would ideally have the following features:
• incorporation of the transistor output capacitance into the
tuned circuit, where this capacitance may be as large as
possible;
• ZVS to eliminate discharge loss from this capacitor;
• simple circuit implementation;
• use of harmonic tuning to achieve improved waveforms
for better performance.
III. WAVEFORM EVALUATION
The final point on the above “wish list” needs further clari-
fication. To compare “performance” of tunings, it is necessary
to have a figure-of-merit. Accordingly, this section introduces
1Low peak current is desirable as well, but as will be shown in Section III, it
is the rms current that primarily affects efficiency.
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Fig. 6. Generalized harmonic-tuned switching amplifier circuit including
switch output capacitance.
methods of approximating strong-switching amplifier perfor-
mance from properties of the switching waveforms. First, how-
ever, it is necessary to visit some properties of switching am-
plifiers, to understand what a “tuning” is and how one changes
under scaling of voltage and impedance. Additionally, a simple
active device model is needed.
In the most general sense, a switching amplifier consists of
a periodically driven switch connected to a passive load net-
work, which is assumed to be linear and time-invariant (LTI).
This one-port load includes any matching network, dc feed, and
the load to be driven. The switch presents a time-varying con-
ductance, alternating between very high conductance (i.e., “on”)
and very low conductance (i.e., “off”). This forces the voltage
to zero for the “on” duration of the cycle and the current to zero
for the “off” duration, but leaves the waveforms otherwise un-
constrained.
The voltage waveform, while switched “off,” and the current
waveform, while switched “on,” are determined by the load net-
work. Since this network is LTI, its properties may be specified
by its input impedance as a function of frequency. If the wave-
forms are periodic, this impedance is relevant only for the funda-
mental and harmonic frequencies. Therefore, switching ampli-
fier waveforms are completely specified by the impedance pre-
sented to the switch at the integer multiples of the fundamental
frequency.
A generalized network suitable for implementation of most
switching amplifiers is shown in Fig. 6. This topology repre-
sents the case where the switch is presented a capacitance, con-
sisting partially of its own output capacitance, and a number
of harmonic filters. Each filter presents a desired impedance at
the harmonic it tunes, while leaving other harmonics unaffected.
Thus, the circuit describes all switching amplifiers for which the
impedance presented to the switch is capacitive at all harmonics,
except for a finite number of tuned harmonics.
A. Scaling Properties
It is possible to analytically determine the switching wave-
forms of any circuit of the type shown in Fig. 6 [26]. Supposing
the waveforms for one such circuit are known, it is useful to
know how these waveforms change under simple scaling condi-
tions. If waveforms are found for one case, then scaled solutions
may be easily determined.
The first scaling technique needed for the results of this paper
is bias scaling. Consider an amplifier whose solution is known
for a given load network and dc-bias voltage . Suppose it
is desired to find the waveforms of this amplifier under a bias
of . Since the circuit is linear, albeit time varying due to
the changing conductance of the switch, the scaled solution is
simply the original voltage and current waveforms each scaled
by a factor of . For instance, if the original current and voltage
waveforms are and , respectively, the scaled cur-
rent and voltage waveforms and are
(1)
(2)
The second technique is impedance scaling. Consider an am-
plifier whose solution is known for a given load network and
dc-bias voltage. Suppose it is desired to know the waveforms
for an amplifier operating at the same bias voltage, but with a
load network presenting impedances at each harmonic
number , equal to for some real number , where
is the impedance presented by the original network. It
is easily verified that the following scaled current and voltage,
i.e., and , respectively, give the correct wave-




Using these scaling techniques, the initial solution can be trans-
formed to have any independent scaling of the voltage and cur-
rent. Since the waveforms of a group of thusly transformed tun-
ings are identical in shape, and since their circuit topologies
can be identical, the amplifiers in the group are considered to
be using the same tuning strategy or class of operation. Thus,
when comparing methods for harmonic tuning, it is implicit that
the comparison is between the best amplifiers from each tuning
group.
B. Simple FET Switch Model
A simple model for the nonideality of the switch is also
required. Unlike amplifiers operating in classes A–C or F,
strong-switching amplifiers do not have any built-in require-
ment for overlap between the voltage and current waveforms.
Therefore, if the switch were ideal, the efficiency of every
possible tuning would be 100%, rendering comparisons be-
tween tunings pointless. Switch nonideality, however, degrades
performance to below this theoretical maximum in a manner
that is dependent on the properties of the harmonic tuning.
Although bipolar switches have been popular and are suit-
able for many switching applications, the most capable high-fre-
quency switching devices are field-effect transistors (FETs). A
simple model suitable for FET switches is shown in Fig. 7. This
model includes an on resistance, a linear output capacitance, and
a simple network for input power approximation. Although not
explicitly shown, it should be understood that the input power
is a function of the frequency of operation. Up to the break-
down voltage of the switch, the off-state conductance of
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Fig. 7. Simple FET switch model.
the switch is assumed to be zero. While this model should not
be expected to predict performance with great accuracy, it is
useful for comparisons between tuning strategies, as it captures
the first-order nonideal effects of FET switches.
Another important factor is the scalability of FET switches.
By varying the effective gatewidth, the device in any given tech-
nology can be sized to optimize performance. As the size is in-
creased, the on resistance decreases, the output capacitance in-
creases, and the input power required to switch the transistor
increases. In FETs, these parameters vary linearly or inversely
with the device size. If the on resistance, output capacitance, and
input power for a given device are , , and , respec-





Reduction in on resistance is beneficial to the performance, but
increase of output capacitance and input power are undesirable.
Therefore, it should be expected that there is an optimal FET
device size for a given technology and tuning strategy. Accord-
ingly, comparisons between different tunings should assume the
best combination of waveform scaling factors and device size.
C. Assumptions and Limitations
Certain assumptions and design limitations help simplify the
analysis. First, the effect of the nonidealities on the shape of the
switching waveforms will be assumed to be small so that the
conduction loss may be calculated using the rms value
of the switch current waveform for the case of an ideal
switch
(8)
Using this and assuming that ZVS switching conditions are met
so that no discharge loss occurs, the drain efficiency can be
calculated to be
(9)
where is the output power, is the dc drain voltage, and
is the dc drain current. Using this drain efficiency approx-
imation, the power-added efficiency (PAE) is
(10)
The chief design limitations are that the peak voltage must not
exceed the breakdown voltage for the device technology and that
the switch output capacitance should not exceed the switch par-
allel capacitance . These two limitations enforce a maximum
dc bias and device size, each dependant on the properties of the
tuning strategy.
Equation (9) can also be used to estimate efficiency from the




In the high-efficiency case, this can be shown to give identical
results as the well-known class-E result [6]
(13)
Using the ratio between and , this becomes
(14)
D. Waveform Figures-of-Merit
Using the results of the previous sections, it is possible to es-
timate switching amplifier performance from the basic wave-
forms of a tuning strategy. This section develops efficiency es-
timates under several design constraints.
1) Maximum Drain Efficiency, Fixed Device
Size: Occasionally, the device size is limited to well below
the theoretical performance-optimal size for the technology.
This may occur at low frequencies where the optimal size is
excessively large or for relatively new technologies where
large devices are not available or prohibitively expensive.
Accordingly, it is desirable to predict the optimized
performance of a tuning strategy for a given output power
, when the device size is small and fixed. It is assumed
that the device size is sufficiently small and that the output
capacitance is necessarily smaller than .
The terms of (9) may be rearranged to produce
(15)
The final term in this expression is the dc power consumed,
which is . Using this, (15) becomes
(16)
This may be expanded into the Taylor series
(17)
1682 IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, VOL. 51, NO. 6, JUNE 2003
(18)
It is easily verified that the first term of , the ratio between
the rms and dc switch currents, is constant under both bias and
impedance scaling, and is thus solely determined by the tuning
strategy. Similarly, if is the peak voltage across the switch,
the second term is also a function only of the tuning strategy.
The final term is the output power, a design constraint. This
leaves the third term. Since the efficiency (16) increases with
increasing peak voltage, the optimum is achieved by setting this
voltage as high as possible, decreasing rms current for the same
output power. Since the peak voltage is limited solely by the
transistor, the optimized third term is a function of the transistor
technology. This optimum occurs when the peak voltage is equal
to the device breakdown .
For comparisons between tunings, the first-order terms of
(17) may be used under the assumption that efficiency is close
to unity. Since the higher order terms have negative coefficients,
comparisons using this simplification underestimate efficiency
differences between tunings. Under the optimal condition
, this results in
(19)
This expression indicates that low rms to dc current ratios and
low peak to dc voltage ratios are desirable. Similarly, a desirable
FET device would have low on resistance relative to the squared
breakdown voltage.
2) Maximum Drain Efficiency, Optimal Device
Size: Another important case is the maximum drain efficiency
for a given transistor technology where the optimal device size
may be freely chosen. This might occur in cases where the cost
of the incremental device area is small, and the device gain is
large, allowing the drive power to be neglected. Using a similar
technique as before, (9) is rearranged as
(20)
As before, effects of the waveforms have been separated from
those of the transistor technology. The first term has already
been encountered and is a function only of the tuning strategy.
The second term is also invariant under both scaling techniques2
and depends only on the tuning. The third term is a function
only of the transistor technology being invariant under changes
in transistor size. The next term indicates the linear degradation
in optimal performance over frequency.
This leaves the final term, representing the proportion of the
switch parallel capacitance made up by the switch’s output
capacitance . This term represents a degree of freedom,
with the constraint that cannot be greater than . Clearly
the best choice is to choose as large as possible, thus the
2This term is also invariant under changes in the operating frequency since the
tuning strategy is defined in terms of the impedances presented at the harmonics
and, thus, ! C is constant over frequency for a given tuning.
optimal device size has the transistor output capacitance making
all of
(21)
To illuminate the meaning of the second term, consider that
is approximately the output power and that




Shown this way, the term can be viewed as a ratio between the
output power and the reactive power in . This measures the
tuning’s ability to utilize a large output capacitance (therefore,
high reactive power) without necessitating large output power.
Smaller values for this term allow larger device sizes for a given
output power, reducing on resistance and, therefore, conduction
loss.
Equation (22) indicates that it is desirable to have tunings with
low rms to dc ratio in the current waveforms, and which tolerate
large switch parallel capacitance relative to the output power
for a given dc voltage. Similarly, a good transistor technology
should have a small product relative to the switching
period.
3) Maximum PAE, Optimal Device Size: The final case to
be considered is the maximum PAE for a given transistor tech-
nology where the optimal sized device may be freely chosen.
This is similar to the previous case, except that the gain is con-
sidered.
There are actually two possible cases. First, since drain loss
is inversely proportional to the transistor size, whereas input
power is proportional to this size, there is an optimum PAE
point. An amplifier operating at this minimum may be said to
be gain limited since an increase in transistor size is inadvis-
able due to the resulting decrease in gain. This minimum may
not be achievable, however, since it is possible that the output
capacitance of a device with gain-limited size might exceed
the tuning’s switch parallel capacitance . Under this capaci-
tance-limited condition, the best size will be the largest possible
under the capacitance constraint, i.e., wherein .
The gain-limited case will be examined first. Starting from
(10), the transistor scaling rules of (5)–(7) are introduced as fol-
lows:
(24)
Optimizing over for maximum PAE results in
(25)
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Assuming the output power is approximately the dc power
(26)
The first two terms of this expression have been encountered
previously and are functions only of the tuning strategy. The
third term contains a degree of freedom, i.e., the peak voltage of
the waveform. As before, the best performance is achieved by
choosing this value as high as possible, with the limiting case
being the technology’s breakdown voltage. Setting
makes the third term a function only of the transistor technology,
invariant under scaling of the transistor size
(27)
If the loss is small, this may be approximated as
(28)
From this result, it is clear that rms to dc current ratios and low
peak to dc voltage ratios are desirable.
The capacitance-limited case is very similar to the case of
maximum drain efficiency explored in the previous section. In
particular, the transistor size will be the same so that the drain ef-
ficiencies are identical. Thus, to calculate the PAE, it is only nec-
essary to calculate the input power in the case wherein
and . First noticing that the ratio of to
is constant over changes in the transistor size, the input power
may be expressed as
(29)
Inserting this into the PAE expression, results in
(30)
Rearranging, keeping in mind that , yields
(31)
Combining this with (22) yields
(32)




Also of note is the amplifier gain in this case
(36)
Although it may first appear that gain is increasing with fre-
quency, it should be remembered that is itself a function
of frequency. If a simple resistor/capacitor model of the input
is used, this dependence is inverse with the square of the fre-
quency. Thus, the gain of the optimally sized amplifier will re-
duce only inversely proportional to the frequency since the op-
timal device size in this case is reducing as frequency is in-
creased.
Upon examining (32), the following conclusions are reached.
As before, tunings with low rms to dc current ratio result in
higher capacitance-limited drain efficiency. A low peak to dc
voltage ratio improves gain. Having a large tolerance to output
capacitance (i.e., low ) allows for higher drain efficiency,
but at the cost of reduced gain due to the associated increase
in transistor size.
IV. CLASS-E/F AMPLIFIERS
With comparison methods in hand to decide between candi-
date tunings, the discussion turns toward finding these candi-
dates. Until now, only two strong-switching harmonic tuning
strategies suitable for use with large output capacitance have
been introduced, i.e., class E and the “even harmonic resonant”
class-E variant [27]. It would not be unreasonable to suspect that
other tunings having superior characteristics may exist. From
the standpoint of the and waveform metrics, class F is
much better than class E, but has the drawback of being unreal-
izable in the strong switching case. An obvious first line of in-
quiry might attempt to achieve the benefits of class F (or )
tuning by constructing a hybrid tuning taking on characteristics
of both E and F. The new class-E/F amplifier family, as its name
suggests, is a method of achieving such a hybrid tuning between
E and . Class is a natural choice for a ZVS amplifier
hybrid since the ideal waveforms of this class are ZVS, unlike
class F, which presents voltage discontinuities at the switching
events in the ideal (all harmonics tuned) case. The E/F name is
chosen to indicate that the hybrid is between E and class
(i.e., class 1/F) rather than the more well-known class F.
Although one might suggest many different ways to compose
such a hybrid, the method proposed here is a frequency-domain
hybrid, choosing at each overtone to tune according to either the
class- or class-E method. In other words, some selection of
even harmonics may be open circuited, some selection of odd
harmonics may be short circuited, and the remaining harmonics
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TABLE I
SAMPLE CLASS-E/F HARMONIC TUNING SPECIFICATIONS IN
FREQUENCY DOMAIN
are presented with a fixed capacitance. As in the class-E case,
the fundamental frequency load resistance and inductive
reactance are adjusted in order to achieve ZVS switching
conditions.3 This leaves one degree of freedom that may be
used to set the slope of the voltage during the switch turn-on to
zero, allowing for class-E switching conditions. If the number
of class- tuned harmonics is finite, the amplifier is realiz-
able using the circuit of Fig. 6, although this is not necessarily
the best implementation.
This technique may be used to produce many different
tunings according to which overtones are tuned as class
and, thus, a naming convention is required to differentiate
between them. The names used herein are of the form Class
, where the numerical subscripts indicate the
numbers of the class- tuned harmonics. Table I shows
the impedance specifications of several representative E/F
amplifiers.
A. Waveforms and Tuning Requirements
Recently, a general analytic method for determining both the
exact waveforms and fundamental frequency tuning of and
to achieve ZVS conditions for any circuit of the form shown
in Fig. 6 has been developed [26]. Although the solution details
are beyond the scope of this paper, the results are summarized
here.
Some sample E/F waveforms are depicted in Fig. 8. The
waveforms contain features both of class-E and class-
amplifiers. Like class E, the voltage waveform switches at zero
voltage and zero-voltage slope, while the current waveform
has a discontinuity at the switch turn off, as is required in
a ZVS amplifier [28]. The waveforms for small numbers of
harmonics tuned tend to resemble class E and, as the number
of tuned harmonics is increased, the resemblance to class
increases. Low-order harmonics have the most effect, and
even harmonics tend to primarily affect the current waveform,
whereas odd harmonics tend to have the most effect on the
voltage waveform.
3Class-E/F tunings are not limited to class-E switching conditions, and per-
formance advantages may be found using a tuning with nonzero voltage slope
at turn-on due to reduced peak voltage and larger capacitance tolerance.
Fig. 8. Class-E/F amplifier waveforms. (a) E=F . (b) E=F . (c) E=F .
(d) E=F . (e) E=F . (f) E=F . Waveforms are dc normalized and time
is normalized to the switching period.
TABLE II
WAVEFORM PROPERTIES FOR SAMPLE CLASS E/F AMPLIFIERS. SMALLER
NUMBERS INDICATE BETTER PERFORMANCE
As can be seen from the sample waveforms, the peak to dc
voltage ratio is generally lower than in class E, and the current
waveform tends to resemble a square wave, lowering the rms
to dc ratio. These effects are quantified in Table II, wherein the
waveform figures-of-merit for various E/F tunings are shown.
For the tunings selected, only one of the amplifiers listed per-
forms worse in any category than class E. Generally speaking,
tuning the second harmonic tends to increase peak voltage, re-
duce rms current, and greatly increase tolerance to output capac-
itance. Tuning the third harmonic tends to reduce peak voltage,
has little effect on rms current, and has a varying effect on capac-
itance tolerance. Tuning the fourth harmonic has varying effec-
tiveness depending on which other harmonics have been tuned.
The fifth harmonic, interestingly, usually has detrimental effects
on the performance, e.g., shows better overall perfor-
mance than . This indicates that, unlike in class F and
class , tuning of additional harmonics using the E/F method
does not necessarily improve performance.
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TABLE III
LOSS FACTORS FOR SELECTED E/F TUNINGS. THE FIRST THREE COLUMNS ARE
DRAIN LOSS FACTORS FOR DIFFERENT CASES AND THE FOURTH COLUMN IS
THE DRIVE LOSS FACTOR OF A CAPACITANCE-LIMITED AMPLIFIER
Efficiency and gain factors for various E/F tunings are shown
in Table III. The first column shows the waveform factor for
the size-limited drain efficiency (22). As can be seen, several
E/F tunings such as reduce the drain loss to around
67% that of class E. This improvement puts several class-E/F
tunings into the same performance range as ideal class and
would serve to reduce the heat-sinking requirements by one-
third. The second column shows the waveform factor for the
gain-limited PAE, as in (28), and tells a similar story, although
the improvements are more modest.
The application where E/F promises the most utility is the
capacitance-limited drain efficiency case, as shown in the third
column of this table. As can be seen, the E/F amplifiers can show
extremely good performance under these conditions, in some
cases reducing the expected drain loss to less than 30% that of
class-E. This is accomplished by increasing the transistor size,
as class-E/F tunings often show greatly increased tolerance to
output capacitance, as indicated by their very low values of .
This additional efficiency comes at the price of gain, as shown
in the fourth column of this table, but in many cases, the intrinsic
device gain at the frequency of interest is high, but large output
capacitance limits the device size in class-E amplifiers. Even
if the designer does not wish to make full use of the available
gain/efficiency tradeoff, he is free to choose any transistor size
having an output capacitance smaller than the capacitance
with the remainder being made up by discrete capacitors.
V. PUSH/PULL CLASS-E/F AND CLASS- AMPLIFIERS
One issue in the implementation of class-E/F amplifiers is the
difficulty of tuning the relatively large numbers of harmonics in
a way that is both reasonably simple and low loss. Since each
additional resonance added to the circuit introduces loss, it is de-
sirable to reduce the stored energy in the resonators, i.e., make
their loaded ’s low. Unfortunately, this causes the effect of
resonance to be broad in the frequency domain, spilling over
into adjacent harmonics, usually with adverse effects. For in-
stance, if a series LC resonator is used in a class- tuning
to short circuit the third harmonic, it will present a capacitance
at the second harmonic, reducing its impedance. This degrades
the waveforms with regard to all three figures-of-merit, particu-
larly . Thus, either a very high loaded circuit must be used
or additional resonances must be introduced into the circuit, in-
creasing passive loss in either case.
Fig. 9. Push/pull amplifier with a T network load. (a) Circuit topology.
(b) Effect at odd harmonics. (c) At even harmonics.
There is, however, a more elegant way to separate the effects
of the even and odd harmonic frequencies. By utilizing a sym-
metric push/pull switching amplifier circuit, the differing sym-
metries of the even and odd harmonics in the switching wave-
forms may be beneficially employed.
Consider, for instance, the circuit depicted in Fig. 9. The cir-
cuit uses two switches, each with 50% duty cycle, but oper-
ated such that when one switch is conducting, the other is open.
Due to the symmetry, the switch waveforms are identical, ex-
cept for a time delay of a half-cycle between them. Between the
switches is a differential T-section load composed of a differen-
tial impedance and a common-mode conductance .
The effective impedance seen from each drain at each har-
monic may be calculated. Due to the time-delay symmetry of
the waveforms, the odd harmonic voltage components of each
switch must be equal in amplitude, but opposite in phase. Con-
sequently, a virtual ground develops at the line of symmetry at
the center of the differential impedance, shorting across con-
ductance so each switch sees an impedance of . At the
even harmonics, however, the harmonic voltage components are
equal in amplitude and phase. Thus, the line of symmetry be-
comes a virtual open circuit so the switches must share the con-
ductance , each seeing an impedance of .
Using this principle, an amplifier might be constructed
by placing the third harmonic short circuit as a differential load,
shorting the third harmonic using a low- resonator without re-
ducing the impedances of any even harmonics. Similar strate-
gies may be used to selectively tune the impedances of even
harmonics.
While this technique is itself useful for the efficient construc-
tion of the E/F amplifiers discussed in the previous section, it
also opens up the very interesting possibility of short circuiting
all odd harmonics by placing a differential short circuit between
the two switches. To also avoid short circuiting the fundamental,
a bandstop filter such as a parallel LC tank may be used to
provide a differential short circuit at all frequencies other than
the fundamental, as shown in Fig. 10. This technique yields an
tuning, denoted hereafter as .
This technique can be improved by further tuning several
even harmonics, creating an amplifier, where is a
set of tuned even harmonics. This can be accomplished with the
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Fig. 10. E=F circuit implementation using a push/pull amplifier and a
bandstop filter.
Fig. 11. E=F conceptual circuit implementation. Additional resonant
circuits parallel to each switch resonate with the switch capacitance C at
selected even harmonics.
circuit of Fig. 11 using resonators added parallel to each switch.
Each resonator may be treated analytically as a bandpass filter in
series with capacitance . The filter connects this negative ca-
pacitance parallel to the switch output capacitance at the tuned
even harmonics, canceling the capacitance at these frequencies.
Unlike single-ended E/F, waveforms for amplifiers
are derived with relative ease. In the amplifier of Fig. 11, the
bandstop filter between the switches forces the differential
voltage to be a sinusoid with frequency equal to the
switching frequency . Letting the amplitude and phase of the
sinusoid be denoted and , respectively,
(37)
Since one switch is always on and, therefore, has zero voltage
across it, the differential voltage may be used to calculate the
voltages and . Assuming the left-most switch is closed for
(38)
(39)
Assuming a ZVS tuning is found, these voltage waveforms must
be zero at turn on. The only nontrivial solution is for to be zero,
indicating that the properly tuned voltage is half-sinusoidal. As
each switch is connected to the supply through an inductor, the
dc voltage of each switch waveform must be the supply voltage




From these voltages, the switch capacitor currents and
may be calculated4 as follows:
(42)
(43)
The frequency dependence may be removed by expressing the




The even-harmonic resonator currents and may be cal-
culated using the resonator impedance. The Fourier decompo-
sition of the switch voltage waveforms are
(46)
(47)
The admittance of the tuning network at the harmonic
is
(48)
Using (46)–(48), the resonator currents and may be
calculated. Denoting the set of tuned even harmonic numbers
as
(49)
At any given time, one switch is nonconducting and the chokes
conduct only dc current , all currents except that of the con-
ducting switch are known. Therefore, the switch current may be
found by Kirchhoff’s current law (KCL)
(50)
4Although the case presented here assumes a linear capacitance, the case of
a nonlinear capacitance is also readily solved [19].
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(51)
With the switching waveforms in hand, the remaining task is to
determine the fundamental-frequency load impedance. The load
current is readily calculated using KCL
(52)
From the load current and voltage, their fundamental frequency
Fourier components and are
(53)
(54)
Computing the fundamental frequency differential load conduc-
tance as the ratio of this voltage and current yields
(55)
From this expression, the required load for ZVS operation is
a resistance in parallel with an appropriately sized inductive
susceptence, the size of which is determined by the harmonics
tuned and the switch parallel capacitance.
This load conductance formula suggests a degree of freedom
in the tuning. Since the conductance has no dependence on the
capacitor and the susceptance is a function only of this ca-
pacitance (and the tuning), the amplifier will operate in ZVS
mode without retuning for any value of the load conductance
and without the voltages on the switch or on the load changing.
The current waveforms, however, do change. Expressing (50) in
terms of the load resistance and the dc voltage yields
(56)
This expression indicates that amplitude of the square wave
component is a function only of the resistance, increasing as
the resistance is decreased. The “ripple” component, consisting
of the resonator and capacitor currents, is independent of
the load resistance, being determined by the capacitance
and the harmonics tuned. This effect is depicted in Fig. 12,
showing class- amplifier waveforms with varying load
resistance.
This load invariance may be a useful in many applications,
but even for systems driving a fixed load, this property may
be applied. By keeping the load constant and varying , an
Fig. 12. E=F waveforms for various values of load resistanceR keeping
switch parallel capacitance C constant.
Fig. 13. E=F normalized switching waveforms for various values of
switch parallel capacitance C .
tuning for a given output power and dc voltage may
be found for any value of the capacitance provided that
the susceptance at the fundamental frequency is appropriately
tuned. The current again changes according to (56), in this case,
varying the amplitude of the ripple component as the value of
the switch parallel capacitance is adjusted. If the capacitance is
zero, the current is a square wave5 and increasing capacitance
results in higher peak and rms currents. This effect is shown in
Fig. 13.
As can be seen, the rms current increases as the capacitance
is increased. Unlike class E, wherein choosing too small of a
value for results in negative switch voltages—especially un-
desirable in FET devices with parasitic drain-bulk diodes—the
circuit waveforms improve as the capacitance is de-
creased. Thus, unlike the class-E case, wherein capacitance is
often added parallel to the switch, it would be foolish to do so
in the case.
However, the capacitance will necessarily be small. Although
the current waveforms improve with decreased capacitance, the
on resistance improves with transistor size. The tunings for dif-
ferent output capacitances have different values of and
and, thus, different performances. It is, therefore, necessary to
indicate the size of capacitance being used in the amplifier when
specifying the waveforms. Herein the waveforms will be spec-
ified by their figure-of-merit relative to that of class E. For
instance, a “2E” tuning would have an half that of class E.
Physically, this corresponds to tolerance for twice the capaci-
tance of a class-E amplifier operating at the same output power
from the same dc voltage.
Waveforms for selected amplifiers are shown in
Fig. 14. For each of these tunings, the voltage waveform is
5This case is the well-known current mode class-D inverter [6].
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Fig. 14. Class-E=F waveforms. (a) E=F “E” size device. (b) E=F
“2E” device. (c) E=F “E” device. (d) E=F “2E” device.
(e) E=F “E” device. (f) E=F “2E” device. Waveforms are dc
normalized, and time is normalized to the switching period.
a half-sinusoid. The current waveforms depend on the even
harmonics tuned and the switch parallel capacitance. Using
the basic tuning results in a nearly trapezoidal current
waveform and open circuiting additional even harmonics has
the effect of causing the current waveform to more closely
approximate a square wave, even for very large values of the
output capacitance. In this way, the even harmonic tuning is
helpful for allowing even larger transistor sizes while keeping
reasonable rms currents.
Waveform figures-of-merit for selected amplifiers
are presented in Table IV. The peak voltage is in all cases equal
to that of class , and the rms currents in many cases are
nearly ideal. Like single-ended E/F amplifiers, the greatest im-
provement is in the capacitance tolerance factor , which is
dramatically improved in many cases.
Efficiency and gain factors for various tunings are
presented in Table V. Different tunings excel in each perfor-
mance category. Where transistor size is limited, the low
and values for small capacitance tunings allow to ap-
proach the performance of class utilizing a circuit with only
one resonator. In the gain-limited case, the lower peak voltage
and the reduced rms current similarly improve performance.
The capacitance limited case again promises the greatest perfor-
mance improvement, with drain loss less than 30% of class E in
some cases.
VI. CONCLUSION
A new family of ZVS harmonic-tuned switching amplifiers
has been introduced, each member of which may be constructed
using a straightforward circuit, which absorbs the transistor
output capacitance. These E/F tunings allow strong-switching
TABLE IV
WAVEFORM FIGURES-OF-MERIT FOR VARIOUS E=F TUNINGS
TABLE V
EFFICIENCY AND GAIN FACTORS FOR VARIOUS E=F TUNINGS
operation as in class E, but show a greater tolerance for tran-
sistor output capacitance and present waveforms approaching
those of the more desirable class- . The family exhibits
a tradeoff between circuit complexity and performance. In
addition to single-ended configurations, push/pull
approaches take advantage of circuit symmetries to improve
performance of class-E style amplifiers with little added circuit
complexity.
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